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SYMMARY 
 
A 2.5 Gbps 1:4 Demultiplexer (DEMUX) realized using standard 0.18-µm CMOS 
technology and a 10 Gbps 1:4 DEMUX realized in 0.25-µm SiGe:C BiCMOS 
technology have been presented in this report. 
  
The 2.5 Gbps DEMUX is designed for SONET OC-48 systems. To meet the 
speed requirement with minimal power consumption, MOS current mode circuits are 
used in the first-stage 2.5 Gbps 1:2 DEMUX, while the two second-stage 1:2 
DEMUXs working at the 1.25 Gbps is implemented in differential cascade voltage 
switch logic (DCVSL). Measurement results show that the designed DEMUX is able 
to operate in the frequency range from 1 – 2.5 GHz with a large phase margin, and 
consumes 137 mA from a 2.08V power supply. The layout area is 945µm * 1185µm. 
 
The 10 Gbps DEMUX’s is developed for the SONET OC-192 system. A 
two-level series gating differential emitter-coupled logic (ECL) is used in the design 
of the high-speed D-flip-flops. The circuit operates from a single 2.5-V supply and 
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